|
@@ -42,14 +42,10 @@
|
42
|
42
|
// Local defines
|
43
|
43
|
// --------------------------------------------------------------------------
|
44
|
44
|
|
45
|
|
-#define NUM_HARDWARE_TIMERS 4
|
46
|
|
-
|
47
|
|
-//#define PRESCALER 1
|
48
|
45
|
// --------------------------------------------------------------------------
|
49
|
46
|
// Types
|
50
|
47
|
// --------------------------------------------------------------------------
|
51
|
48
|
|
52
|
|
-
|
53
|
49
|
// --------------------------------------------------------------------------
|
54
|
50
|
// Public Variables
|
55
|
51
|
// --------------------------------------------------------------------------
|
|
@@ -57,19 +53,7 @@
|
57
|
53
|
// --------------------------------------------------------------------------
|
58
|
54
|
// Private Variables
|
59
|
55
|
// --------------------------------------------------------------------------
|
60
|
|
-/* VGPV
|
61
|
|
-const tTimerConfig TimerConfig [NUM_HARDWARE_TIMERS] = {
|
62
|
|
- { TC0, 0, TC0_IRQn, 0}, // 0 - [servo timer5]
|
63
|
|
- { TC0, 1, TC1_IRQn, 0}, // 1
|
64
|
|
- { TC0, 2, TC2_IRQn, 0}, // 2
|
65
|
|
- { TC1, 0, TC3_IRQn, 2}, // 3 - stepper
|
66
|
|
- { TC1, 1, TC4_IRQn, 15}, // 4 - temperature
|
67
|
|
- { TC1, 2, TC5_IRQn, 0}, // 5 - [servo timer3]
|
68
|
|
- { TC2, 0, TC6_IRQn, 0}, // 6
|
69
|
|
- { TC2, 1, TC7_IRQn, 0}, // 7
|
70
|
|
- { TC2, 2, TC8_IRQn, 0}, // 8
|
71
|
|
-};
|
72
|
|
-*/
|
|
56
|
+
|
73
|
57
|
// --------------------------------------------------------------------------
|
74
|
58
|
// Function prototypes
|
75
|
59
|
// --------------------------------------------------------------------------
|
|
@@ -101,11 +85,14 @@ void HAL_timer_start(const uint8_t timer_num, const uint32_t frequency) {
|
101
|
85
|
case 3: irq_num = NVIC_TIMER3; break;
|
102
|
86
|
case 4: irq_num = NVIC_TIMER4; break;
|
103
|
87
|
case 5: irq_num = NVIC_TIMER5; break;
|
|
88
|
+ #ifdef STM32_HIGH_DENSITY
|
|
89
|
+ // 6 & 7 are basic timers, avoid them
|
|
90
|
+ case 8: irq_num = NVIC_TIMER8_CC; break;
|
|
91
|
+ #endif
|
104
|
92
|
default:
|
105
|
93
|
/**
|
106
|
|
- * We should not get here, add Sanitycheck for timer number. Should be a general timer
|
107
|
|
- * since basic timers do not have CC channels.
|
108
|
|
- * Advanced timers should be skipped if possible too, and are not listed above.
|
|
94
|
+ * This should never happen. Add a Sanitycheck for timer number.
|
|
95
|
+ * Should be a general timer since basic timers have no CC channels.
|
109
|
96
|
*/
|
110
|
97
|
break;
|
111
|
98
|
}
|
|
@@ -118,23 +105,27 @@ void HAL_timer_start(const uint8_t timer_num, const uint32_t frequency) {
|
118
|
105
|
switch (timer_num) {
|
119
|
106
|
case STEP_TIMER_NUM:
|
120
|
107
|
timer_pause(STEP_TIMER_DEV);
|
|
108
|
+ timer_set_mode(STEP_TIMER_DEV, STEP_TIMER_CHAN, TIMER_OUTPUT_COMPARE); // counter
|
121
|
109
|
timer_set_count(STEP_TIMER_DEV, 0);
|
122
|
110
|
timer_set_prescaler(STEP_TIMER_DEV, (uint16_t)(STEPPER_TIMER_PRESCALE - 1));
|
123
|
111
|
timer_set_reload(STEP_TIMER_DEV, 0xFFFF);
|
|
112
|
+ timer_oc_set_mode(STEP_TIMER_DEV, STEP_TIMER_CHAN, TIMER_OC_MODE_FROZEN, TIMER_OC_NO_PRELOAD); // no output pin change
|
124
|
113
|
timer_set_compare(STEP_TIMER_DEV, STEP_TIMER_CHAN, MIN(hal_timer_t(HAL_TIMER_TYPE_MAX), (STEPPER_TIMER_RATE / frequency)));
|
|
114
|
+ timer_no_ARR_preload_ARPE(STEP_TIMER_DEV); // Need to be sure no preload on ARR register
|
125
|
115
|
timer_attach_interrupt(STEP_TIMER_DEV, STEP_TIMER_CHAN, stepTC_Handler);
|
126
|
|
- nvic_irq_set_priority(irq_num, 1);
|
|
116
|
+ nvic_irq_set_priority(irq_num, STEP_TIMER_IRQ_PRIO);
|
127
|
117
|
timer_generate_update(STEP_TIMER_DEV);
|
128
|
118
|
timer_resume(STEP_TIMER_DEV);
|
129
|
119
|
break;
|
130
|
120
|
case TEMP_TIMER_NUM:
|
131
|
121
|
timer_pause(TEMP_TIMER_DEV);
|
|
122
|
+ timer_set_mode(TEMP_TIMER_DEV, TEMP_TIMER_CHAN, TIMER_OUTPUT_COMPARE);
|
132
|
123
|
timer_set_count(TEMP_TIMER_DEV, 0);
|
133
|
124
|
timer_set_prescaler(TEMP_TIMER_DEV, (uint16_t)(TEMP_TIMER_PRESCALE - 1));
|
134
|
125
|
timer_set_reload(TEMP_TIMER_DEV, 0xFFFF);
|
135
|
126
|
timer_set_compare(TEMP_TIMER_DEV, TEMP_TIMER_CHAN, MIN(hal_timer_t(HAL_TIMER_TYPE_MAX), ((F_CPU / TEMP_TIMER_PRESCALE) / frequency)));
|
136
|
127
|
timer_attach_interrupt(TEMP_TIMER_DEV, TEMP_TIMER_CHAN, tempTC_Handler);
|
137
|
|
- nvic_irq_set_priority(irq_num, 2);
|
|
128
|
+ nvic_irq_set_priority(irq_num, TEMP_TIMER_IRQ_PRIO);
|
138
|
129
|
timer_generate_update(TEMP_TIMER_DEV);
|
139
|
130
|
timer_resume(TEMP_TIMER_DEV);
|
140
|
131
|
break;
|
|
@@ -145,7 +136,6 @@ void HAL_timer_enable_interrupt(const uint8_t timer_num) {
|
145
|
136
|
switch (timer_num) {
|
146
|
137
|
case STEP_TIMER_NUM: ENABLE_STEPPER_DRIVER_INTERRUPT(); break;
|
147
|
138
|
case TEMP_TIMER_NUM: ENABLE_TEMPERATURE_INTERRUPT(); break;
|
148
|
|
- default: break;
|
149
|
139
|
}
|
150
|
140
|
}
|
151
|
141
|
|
|
@@ -153,12 +143,11 @@ void HAL_timer_disable_interrupt(const uint8_t timer_num) {
|
153
|
143
|
switch (timer_num) {
|
154
|
144
|
case STEP_TIMER_NUM: DISABLE_STEPPER_DRIVER_INTERRUPT(); break;
|
155
|
145
|
case TEMP_TIMER_NUM: DISABLE_TEMPERATURE_INTERRUPT(); break;
|
156
|
|
- default: break;
|
157
|
146
|
}
|
158
|
147
|
}
|
159
|
148
|
|
160
|
149
|
static inline bool timer_irq_enabled(const timer_dev * const dev, const uint8_t interrupt) {
|
161
|
|
- return bool(*bb_perip(&(dev->regs).adv->DIER, interrupt));
|
|
150
|
+ return bool(*bb_perip(&(dev->regs).gen->DIER, interrupt));
|
162
|
151
|
}
|
163
|
152
|
|
164
|
153
|
bool HAL_timer_interrupt_enabled(const uint8_t timer_num) {
|
|
@@ -208,12 +197,12 @@ timer_dev* get_timer_dev(int number) {
|
208
|
197
|
case 12: return &timer12;
|
209
|
198
|
#endif
|
210
|
199
|
#if STM32_HAVE_TIMER(13)
|
211
|
|
- case 13: return &timer14;
|
|
200
|
+ case 13: return &timer13;
|
212
|
201
|
#endif
|
213
|
202
|
#if STM32_HAVE_TIMER(14)
|
214
|
203
|
case 14: return &timer14;
|
215
|
204
|
#endif
|
216
|
|
- default: return nullptr;
|
|
205
|
+ default: return nullptr;
|
217
|
206
|
}
|
218
|
207
|
}
|
219
|
208
|
|