|
@@ -119,11 +119,12 @@
|
119
|
119
|
*/
|
120
|
120
|
|
121
|
121
|
#define LCD_RESET_PIN PC4 // pin 33
|
122
|
|
-#define LCD_BACKLIGHT_PIN PD12 // pin 59
|
|
122
|
+#define TFT_RESET_PIN PC4 // pin 33
|
|
123
|
+#define TFT_BACKLIGHT_PIN PD12 // pin 59
|
123
|
124
|
#define FSMC_CS_PIN PD7 // pin 88 = FSMC_NE1
|
124
|
125
|
#define FSMC_RS_PIN PD11 // pin 58 A16 Register. Only one address needed
|
125
|
126
|
|
126
|
|
-#define LCD_USE_DMA_FSMC // Use DMA transfers to send data to the TFT
|
|
127
|
+//#define LCD_USE_DMA_FSMC // Use DMA transfers to send data to the TFT (broken)
|
127
|
128
|
#define FSMC_DMA_DEV DMA2
|
128
|
129
|
#define FSMC_DMA_CHANNEL DMA_CH5
|
129
|
130
|
|
|
@@ -136,6 +137,8 @@
|
136
|
137
|
#define TFT_PIXEL_OFFSET_X 32
|
137
|
138
|
#define TFT_PIXEL_OFFSET_Y 32
|
138
|
139
|
|
|
140
|
+//#define TFT_DRIVER ILI9341
|
|
141
|
+
|
139
|
142
|
/**
|
140
|
143
|
* Note: Alfawise U20/U30 boards DON'T use SPI2, as the hardware designer
|
141
|
144
|
* mixed up MOSI and MISO pins. SPI is managed in SW, and needs pins
|